Part Number Hot Search : 
1048174 ISL6754 PIC18 48S15 TC1683 75010 1N6050 ADC110T
Product Description
Full Text Search
 

To Download OP4005B1 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  www.rfm.com e-mail: info@rfm.com page 1 of 2 ?2008 by rf monolithics, inc. OP4005B1 - 3/27/08 ? quartz saw stabilized differential output technology ? very low jitter fundamental-mode operation at 622.08 mhz ? voltage tunable for phase locked loop applications ? timing reference for optical data communications systems the OP4005B1 is a voltage-controlled saw clock (vcs c) designed for phase-locked loop (pll) applications in optical data communications systems. the differ ential outputs of the OP4005B1 are generated by high-q, fundamental mode quartz surface acoustic wave (saw) te chnology. this technique provides very low output jitter and phase noise, plus excellent immunity to power supply noise. the OP4005B1 differential outputs feature 1% symmetry, and can be dc-configured to dr ive a wide range of high-speed logic families. the OP4005B1 is packaged in a hermetic metal-ceramic lcc. absolute maximum ratings rating value units dc suppy voltage 0 to 5.5 vdc tune voltage 0 to 5.5 vdc case temperature -55 to 100 c 622.08 mhz optical timing clock OP4005B1 caution: electrostatic sensitive device. observe precautio ns for handling. cocom caution: approval by the u.s. department of commerce is required prior to export of this device. notes: 1. unless otherwise noted, all specifications include the combined effects of load vswr, v cc and t c . 2. net tuning range after tuning out the effects of initial manufacturing tolerances, vswr pushing/pulling, v cc , t c and aging. 3. the internal design, manufacturing processes, and specific ations of this device are subject to change without notice. 4. specified only for a balanced load with a vswr < 1.2 ( 50 ohms each side), and a v cc = 3.0 vdc. 5. symmetry is defined as the width in (% of total period) measure at 50% of the peak-to-peak voltage of either output. 6. jitter and other noise outputs due to power supply noise or mec hanical vibration are not included in this specification excep t where noted. 7. applies to period jitter of either differential output. m easured with a tektronix csa803 signal analyzer with at least 1000 s amples. 8. one or more of the following united states patents apply: 4, 616,197; 4,670,681; 4,760,352. electrical characteristics characteristic sym notes minimum typical maximum units operating frequency absolute frequency f o 1 622.08 mhz tuning range 2 100 ppm tuning voltage 10 3.3 vdc tuning linearity 1 5 % modulation bandwidth 200 khz q and q output voltage into 50 (vswr 1.2) v o 1,3 0.60 1.1 v p-p operating load vswr 1,3 2:1 symmetry 3, 4, 5 45 55 % harmonic spurious 3, 4, 6 -15 dbc nonharmonic spurious 3, 4, 6, 7 -60 dbc phase noise @ 100 hz offset 3, 6 -70 dbc/hz @ 1 khz offset 3, 6 -100 dbc/hz @ 10 khz offset 3, 6 -125 dbc/hz noise floor 3, 6 -150 dbc/hz q and q jitter rms jitter (10khz to 80mhz) 3, 4, 6, 7 0.1 ps no noise on v cc 3, 4, 6, 7 12 ps p-p 200 mv p-p noise, from 1 mhz to ? f o on v cc 312ps p-p input impedence (tuning port) 8 10 k output dc resistance (between q & q ) 1, 3 50 k dc power supply operating voltage v cc 1, 3 3.13 3.3 or 5.0 5.25 vdc operating current i cc 1, 3 70 ma operating case temperature t c 1, 3 -40c +85c c lid symbolization (yy=year, ww=week) rfm OP4005B1 yyww smc-08a
www.rfm.com e-mail: info@rfm.com page 2 of 2 ?2008 by rf monolithics, inc. OP4005B1 - 3/27/08 smc-8a 8-terminal surface mount case dimensions dimension mm inches min max min max a 13.46 13.97 0.530 0.550 b 9.14 9.66 0.360 0.380 c 1.93 nominal 0.076 nominal d 1.93 nominal 0.076 nominal e 2.54 nominal 0.100 nominal f 1.27 nominal 0.050 nominal electrical connections terminal number connection 1tune 2 *enable 3 ground 4 ground 5 q output 6 q output 7v cc 8 ground lid ground d e f a b c 0.190 x 0.088 centered 1 2 3 7 6 5 8 4 typical printed circuit board land pattern a typical land pattern for a circuit board is shown below. grounding of the metallic center pad is optional. *enable sense: pin 2 ground-clock off typically 0.01" to 0.05" or 0.25 mm to 1.25 mm (8 places) (the optimum value of this dimension is dependent on the pcb assembly process employed.)


▲Up To Search▲   

 
Price & Availability of OP4005B1

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X